

# Multiple-Output Switched-Capacitor DC-DC Combination Converters for IoT Applications

J. Semião

ISE, Universidade do Algarve  
Faro, Portugal  
/ INESC-ID  
Lisboa, Portugal  
jsemiao@ualg.pt

E. Durán

Dpto. de Ing. Electrónica, de Sist.  
Infor. y Aut.,  
University of Huelva  
Huelva, Spain  
aranda@diesia.uhu.es

S.P. Litrán

Dpto. de Ingeniería Eléctrica y  
Térmica  
University of Huelva  
Huelva, Spain  
salvador@uhu.es

M.B. Ferrera

Dpto. de Ingeniería Eléctrica y  
Térmica  
University of Huelva  
Huelva, Spain  
ferrera@die.uhu.es

**Abstract**— This paper presents and describes switched-capacitor DC-DC combination converters with a single input and multiple outputs, with step-down and step-up voltage ratios. The combination converters provide two or three different DC outputs (depending on the combination), with different conversion ratios. The main advantage of the proposed converters is the low number of components used in the combination (two-output configurations require two link capacitors, and three-output configurations require three link capacitors) and two complementary phase clocks, which may reduce size and manufacturing costs for many applications. The DC-DC combination converters are designed to be fully integrated, and were implemented in a 65nm CMOS technology. The analysis of the proposed configurations for different performance modes and load conditions is presented, and simulation results show that these combination converter topologies are suitable for multiple-output switched-capacitor DC-DC converters with multiple conversion ratios.

**Keywords**— *Switched-capacitor, DC-DC converters, Single-input multiple-output, IoT.*

## I. INTRODUCTION

DC-DC switching-mode converters, without inductors and transformers, are a good option for several power supply applications, especially for small format electronics systems and integrated circuits (IC). Converters that only use capacitors and switches are generally called switched-capacitor (SC) converters. They operate using a capacitive energy transfer by adjusting the charging and discharging periods of the SC. Applications such as IoT (Internet-of-Things), implantable medical devices and/or wireless sensor networks are good examples where reduced sizes in power supplies are a key feature [1]. In general, these applications are powered by small batteries, and require power-supplies with low electromagnetic interference (EMI), small size and weight, high power density integration and low losses. In this way, SC DC-DC converters fit like a glove in the IoT domain, because they allow monolithic substrate integration due to the reduction of silicon surface required and size, and contribute towards reduced electromagnetic effects and power losses.

Traditionally, SC DC-DC converters have been used to provide simple, unregulated power conversion at lower power

levels [2][3][4][5]. Recent developments in capacitor and semiconductor technology have made switched-capacitor DC-DC converters more useful in higher power applications [6][7][8][9][10]. Furthermore, the development of new control strategies has also added voltage regulation capabilities to SC converters, as it can be seen in DC-DC converters for LED driver applications [11][12]. These developments have contributed to the increasing popularity of SC converters, both in integrated form and in discrete circuits.

Recent publications show that on-chip MOS capacitors can be used in SC DC-DC converters to achieve a fully integrated converter DC-DC with low series resistance and high capacitance density, and they do not require any additional fabrication steps [13]. As an example, the work in [1] presents a high efficiency all-CMOS switched-capacitor DC-DC converter (SC DC-DC) with frequency, switch size and interleaving scaling, to achieve high efficiency for wireless sensors and IoT applications. In [14], authors propose a highly efficient SC DC-DC converter, which is implemented in a 65nm low power CMOS process to enable system on chip (SoC) integration. The step-down converter operates with a constant input voltage of 1.83V and produces an output voltage of 1.2V.

IC implementations of DC-DC converters use normally step-down configurations, i.e., configurations where the output is smaller than the input voltage. Moreover, many solutions appear for single output converters, but to reduce power consumption in today's IoT chips, aggressive power reduction techniques are being increasingly used and require multi-domain power supply outputs [15]. As explained in [16], to achieve ultra-low energy consumption levels in these new IoT chips, Adaptive Voltage and Frequency Scaling (AVS) techniques and Dynamic Voltage and Frequency Scaling (DVFS) techniques should be used, to work at different power supply voltage ( $V_{DD}$ ) and clock frequency levels.

The generation of different DC outputs voltage levels, from one DC input with SC converters can contribute significantly in countless applications in this new Internet-of-Everything (IoE) era, due to the increased on-chip power management and miniaturization requirements in today's IC. These applications require multiple outputs from the same power supply with step-

down and step-up conversion ratio. Single-input multiple-output SC (SIMO SC), are particularly interesting for interfacing with different sources and energy storage systems, as well as different loads' requirements.

This work presents a methodology for SIMO SC based on single-input switched-capacitor converters. The methodology has allowed to derive configurations for two different DC outputs, and configurations for three different DC outputs, using both step-down and step-up conversion ratios. The main advantage of the proposed converters is the low number of components used, which reduces the overall size and manufacturing costs.

The reminder of the paper is organized as follows: in Section II, the new topologies are presented and analyzed, and the main voltage relations are detailed; in Section III, the simulation models are described and the converters behavior is verified for several loads and performance modes; in Section IV, some conclusions are given and future work perspectives are presented.

## II. PROPOSED TOPOLOGIES

Fig. 1 shows two basics switched-capacitor DC-DC converters, with step-down and step-up conversion ratio.  $S_1$ - $S_3$  are a pair of synchronized switches (controlled by  $\phi_1$ ), and  $S_2$ - $S_4$  are complementary to the prior ones and controlled by  $\phi_2$ . The phase signals  $\phi_1$  and  $\phi_2$  are two complementary and non-overlapping clock pulses, to avoid shoot-through states. The switches alternately connect the capacitor  $C_1$  with the input source ( $V_g$ ), or with the output capacitor  $C_2$ ;  $C_1$  acts as a path to transfer energy from the input to the output. Both SC converters, step-down and step-up topologies, used one link capacitor and require four switches. The output capacitors guarantee a low ripple at the output and store the energy transferred from the link capacitor.




Fig. 1. Basic switched-capacitor converters.

Equation (1) presents the step-down and step-up voltage conversion ratios ( $M$ ) for the steady-state regime.

$$\begin{aligned} M = \frac{V_o}{V_g} &= \frac{1}{2} && \text{for basic-cell SC step-down} \\ M = \frac{V_o}{V_g} &= 2 && \text{for basic-cell SC step-up} \end{aligned} \quad (1)$$

The values in (1) are obtained assuming SC converters without losses (equivalent series resistance of capacitors and switch resistances negligible), and ignoring the dependencies of the capacitance values, switching frequency and clock duty cycle.

A characteristic of switched-capacitor DC-DC converters is that the conversion ratio  $M$ , for step-up or step-down, is a rational number  $p/q$  where  $p$  and  $q$  are positive integers smaller than the  $n^{\text{th}}$  Fibonacci number [5], where  $n$  is the number of capacitors used and  $3n-2$  the number of switches required to realize the converter. For example, with three capacitors ( $n=3$ ), two link capacitors and seven switches, a conversion ratio  $M=3$  (step-up) or  $M=1/3$  (step-down) can be obtained, as shown Fig. 2. Therefore, as done in other non-SC DC-DC converters [17][18], from basic-cells connected in cascade, it is possible to obtain SC converters with different conversion ratios. From the analysis of the two switched-capacitor DC-DC converters shown in Fig. 2, it can be observed that both converters have common parts, which can be combined to obtain converters with two outputs. An example is shown in Fig 3, where sharing a link capacitor (Fig. 3.b), or simply sharing the input source (Fig. 3.a), to obtain two different DC outputs, with step-up and step down conversion ratios, with outputs define by equations (2) and (3). In this way, it is possible to generate two-output configurations by combining known SC topologies, reducing space and implementation costs.




Fig. 2. Switched-capacitor converters with two basic-cells.

$$\text{For Fig. 3(a): } V_{o1} = 2V_g \text{ and } V_{o2} = \frac{V_g}{2} \quad (2)$$

$$\text{For Fig. 3(b): } V_{o1} = \frac{3V_g}{2} \text{ and } V_{o2} = \frac{V_g}{2} \quad (3)$$




Fig. 3. Two-output-type SC converters combination topologies.




Fig. 4. Three-output-type SC converters combination topologies.

Moreover, other combinations are also possible. If SC converters from Fig. 2 are combined, we can obtain single-input

three-output converters, with step-down and step-up voltage ratios, as shown in Fig. 4. Both configurations are similar and implemented with twelve switches, and three link capacitors (controlled by two phase clocks  $\phi_1$  and  $\phi_2$ ), but provide different conversion ratios, step-up and step down (see Eqs. (4) and (5)).

$$\text{For Fig. 4(a): } V_{o1} = \frac{V_g}{4}, V_{o2} = \frac{V_g}{2} \text{ and } V_{o3} = 2V_g \quad (4)$$

$$\text{For Fig. 4(b): } V_{o1} = \frac{3V_g}{2}, V_{o2} = \frac{V_g}{2} \text{ and } V_{o3} = \frac{V_g}{4} \quad (5)$$

The three-output type SC converters operate as follows: during the first half-period  $\phi_1$ , the power supplied by the generator charges the link capacitors ( $C$ ) through the switches connected to phase  $\phi_1$ . Similarly, during the next half-period  $\phi_2$ , the link capacitors ( $C$ ) discharges into the load capacitors ( $C_{o1}$ ,  $C_{o2}$  and  $C_{o3}$ ) through the switches connected to phase  $\phi_2$ . The on-resistance of the switches ( $R_{on}$ ) influences the time constant for charging and discharging, and also a small amount of voltage is dropped across  $R_{on}$ . If it is assumed that  $R_{on}$  is negligible, then the voltages established in the link capacitors are those indicated in Fig. 4. For practical implementation, the three-output type combination topologies have some current load and the switches have a not negligible on-resistance, which results in small differences at the output voltages ( $V_{o1}$ ,  $V_{o2}$  and  $V_{o3}$ ) when compared to the ideal SC converter versions.

The last SC converter combination example intends to use more switches and link capacitors to obtain different output conversion ratios, in this case  $M=4/3$  and  $M=1/3$ . Analyzing Fig. 5, five capacitors and eleven switches are required to realize the two outputs defined in equation (6).




Fig. 5. Two-output-type SC converters combination topologies for  $M=4/3$  and  $M=1/3$ .

$$\text{For Fig. 5: } V_{o1} = \frac{4V_g}{3} \text{ and } V_{o2} = \frac{V_g}{3} \quad (6)$$

It is important to note that this multiple-output versions are especially suited applications where a fully integration is required on the DC-DC converters and area is critical.

### III. SIMULATION RESULTS

In order to verify the behavior of the SC combination converters, simulations were carried out using Synopsys® HSPICE simulator tool. The test circuits were all implemented using a proprietary 65nm CMOS technology library, using PTM

(Predictive Technology Model) transistors obtained from Arizona State University [19]. Typical nominal conditions for this technology include  $V_{DD}=1.1\text{V}$ , with  $T=27^\circ\text{C}$ . Considering that one of the purposes of this paper is to define new DC-DC converter schemes for IoT applications, and that IoT requires ultra-low-power circuits that work with scalable power-supply voltages (that may include subthreshold voltages), it is important to state that, for the target technology used, the minimum working power-supply voltage is  $0.16\text{V}$  (approximately  $V_{DD}/7$ ).

The circuit used to generate the two-phase non-overlapping clock signals  $\phi_1$  and  $\phi_2$  is shown in Fig. 6. Considering the switches, both ideal and not ideal switches were used in the simulations, as will be explained. The transistor switches were implemented using a transmission gate (Fig. 7) (the transistors' size details will be described later on).

The first simulation results intend to make the proof-of-concept for the use of SC converters combined to implement single-input multiple-output, SC DC-DC converters. Therefore, in these first simulations, only ideal switches were used (switches with low  $R_{on}$ ), as well as high load resistances ( $R_{Load} = 1\text{ M}\Omega$ ). In these conditions, capacitor values influence mostly the time to achieve the steady-state response and the output ripple. Therefore,  $100\text{ fF}$  values were used on the link capacitors, and  $2\text{ pF}$  values were used in the output capacitors. This assures that a low ripple is obtained with the high load resistances used. Note that, for all the converters simulated, the input voltage  $V_g$  is obtained from the available power-supply voltage, i.e.,  $V_{DD} = 1.1\text{ V}$ .

Figs. 8, 9 and 10, present simulations for the proof-of-concept with the SC DC-DC converter circuits from, respectively, Figs. 2, 3 and 4. As it can be seen, despite the small  $V_{DD}$  voltage values used in the  $65\text{ nm}$  target library, all the steady-state results obtained are very close to the ideal values described respectively in equations (1), (2), (3), (4) and (5). Moreover, and especially in the three-output converters, the DC-DC converters obtained use less components, when compared to the corresponding single-output converters.




Fig. 6. Circuit to generate clock phases  $\phi_1$  and  $\phi_2$ .






Fig. 7. Transmission gate switch.




a) Simulation results for Fig. 2.a) configuration:  $V_o = V_g/3$ .




b) Simulation results for Fig. 2.b) configuration:  $V_o = V_g/3$ .

Fig. 8. Simulation results for Fig. 2 topologies.




a) Simulation results for Fig. 3.a) configuration with  $M=2$  and  $M=1/2$ .




b) Simulation results for Fig. 3.b) configuration with  $M=3/2$  and  $M=1/2$ .

Fig. 9. Simulation results for Fig. 3 three output topologies.



a) Simulation results for Fig. 4.a) configuration, with  $M=1/4$ ,  $M=1/2$  and  $M=2$ .



b) Simulation results for Fig. 4.b) configuration, with  $M=3/2$ ,  $M=1/2$  and  $M=1/4$ .


Fig. 10. Simulation results for Fig. 4 three output topologies.

The next simulation results intend to analyze, for the configuration in Fig. 5, a real on-chip situation and typical application for the converter. Therefore, instead of ideal switches and high resistance loads as in the previous simulations, transistor switches and load resistances with  $R_{Load} = 100 \text{ k}\Omega$  were used. The transistor-based switches were implemented with Fig. 7 transmission gates with transistors' sizes defined in (7), and with multiplicity of seven (i.e, seven identical transistors in parallel, to reduce the on-resistance of the switches).


$$W_N = 5W_{Nmin}; L_N = 2L_{Nmin}; W_P = 13W_{Pmin}; L_P = 2L_{Pmin} \quad (7)$$

Regarding the capacitors sizes, the values were chosen to minimize output voltage error (when compared with the ideal output voltage) and maintaining the output ripple low. The values used were:  $C = 3 \text{ pF}$ ,  $C_1 = 20 \text{ pF}$ , and  $C_2 = 5 \text{ pF}$ .

Fig. 11 present the results for the ideal situation (Fig. 11.a)) and the real, on-chip, situation (Fig. 11.b)). These results show that it is possible to implement these combined SC DC-DC converters in nanometer technologies.



a) With ideal switches and  $R_{Load} = 1 \text{ M}\Omega$ .



b) With transistor switches and  $R_{Load} = 100 \text{ k}\Omega$ .

Fig. 11. Simulation for Fig. 7 SC converter circuit ( $M=4/3$  and  $M=1/3$ ).

Although the previous simulation use real transistor switches, it also uses high load resistances, which is still close to an ideal situation. In a multiple-output SC DC-DC circuit, one problem is to tune all the parameters to a good output result for all the outputs simultaneously, and the problem worsens when the output power is increased. So, let us consider the 2 output SC combination of Fig. 12. Here, by combining the two circuits to generate both outputs in the same circuit, 4 switches and 2 capacitors are avoided, when compared with two individual SC circuits that could generate the same two outputs. Here, the  $V_{o1}$  output with  $V_g/4$  is generated using a  $V_g/2$  signal, obtained in  $V_{o2}$  circuit. Moreover, let us consider  $1 \text{ k}\Omega$  load resistances in each output, to create a real load situation. Nevertheless, it is important to mention that these SoC low-voltage DC-DC circuits are for IoT ultra-low power applications.




Fig. 12. SC combination converter for  $M=1/4$  and  $M=1/2$  configuration.

The results obtained are presented in Fig. 13, and the circuit obtained has 58,5% of efficiency, with 0.357mW of output power, with two simultaneous outputs for 0.505V and 0.32V, each one with a 1k $\Omega$  load. The switches used a 2GHz clock frequency, and as shown in Fig. 14, the switching current in the input voltage source (which is the same for the input switch) as a maximum current of 5mA. It is also important to mention that in these SC combinations, no inductors are used and all circuits can be fully integrated in a SoC.




Fig. 13. Simulation for Fig. 12 SC converter circuit ( $M=1/4$  and  $M=1/2$ ).




Fig. 14. Simulation for switching current in  $V_g$  ( $M=1/4$  and  $M=1/2$ ).

#### IV. CONCLUSIONS

This paper presents switched-capacitor DC-DC combination converters with single-input, two and three-outputs, with step-down and step-up voltage ratios. The combination converters provide different DC outputs, with different conversion ratios. The main advantage of the proposed converters is the low number of components used in the combination, two-outputs combination configurations require two link capacitors, and three-outputs combination configurations require three link capacitors, and only two complemented square signals are necessary, which reduces their sizes and manufacturing costs. Many applications require step-down, step-up and/or multiple/different outputs from the same power supply. An analysis of the proposed configurations for different conditions has been carried out. Simulation results show that these combination converter topologies are suitable for multiple output-type switched-capacitor DC-DC converters with different conversion ratio.

#### REFERENCES

- [1] Shady A. Mohammed, Hakan Dogan, Mehmet Tamer Ozgun, "An 85%-efficiency reconfigurable multiphase switched capacitor DC-DC converter utilizing frequency, switch size, and interleaving scaling techniques", *Microelectronics Journal* 67 (2017) 155–161, <http://dx.doi.org/10.1016/j.mejo.2017.08.004>
- [2] T. Umeno, K. Takahashi, F. Ueno, T. Inoue, and I. Oota, "A New Approach to Low Ripple-Noise Switching Converters on the Basis of Switched-Capacitor Circuits", *Pro. IEEE International Symposium on Circuits and Systems*, pp. 1077-1080, June 1991.

- [3] K.D.T. Ngo and R. Webster, "Steady-state analysis and design of a switched-capacitor DC-DC converter", *Aerospace and Electronic Systems*, IEEE Transactions on, vol. 30, no. 1, pp. 92-101, Jan 1994.
- [4] S. V. Cheong, H. Chung, and A. Ionovici: Inductorless DG t oDC Converter with High Power Density, *IEEE Tran. on Industrial Electronics*, vol.1.41, No.2, April 1994.
- [5] M.S. Makowski and D. Maksimovic, "Performance limits of switched capacitor DC-DC converters," *Power Electronics Specialists Conference*, 1995. PESC '95 Record., 26th Annual IEEE.
- [6] R. Jain et al., "A 0.45-1 V fully-integrated distributed switched capacitor DC-DC converter with high density MIM capacitor in 22 nm trigate CMOS," *IEEE J. Solid-State Circuits*, vol. 49, no. 4, pp. 917-927, Feb. 2014.
- [7] D. F. Cortez, G. Waltrich, J. Fraigneaud, H. Miranda, and I. Barbi, "DC-DC converter for dual-voltage automotive systems based on bidirectional hybrid switched-capacitor architectures," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 3296-3304, May 2015.
- [8] D. Kilani, M. Alhawari, B. Mohammad, H. Saleh, and M. Ismail, "An efficient switched-capacitor DC-DC buck converter for self-powered wearable electronics," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 10, pp. 1557-1566, Oct. 2016.
- [9] T. Tong, S. K. Lee, X. Zhang, D. Brooks, and G.-Y. Wei, "A fully integrated reconfigurable switched-capacitor DC-DC converter with four stacked output channels for voltage stacking applications," *IEEE J. Solid-State Circuits*, vol. 51, no. 9, pp. 2142-2152, Sep. 2016.
- [10] C. S. Wong, K. H. Loo, H. H.-C. Lu, Y. M. Lai, M. H. L. Chow, and C. K. Tse, "Independent control of multicolor-multistring LED lighting systems with fully switched-capacitor-controlled LCC resonant network," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4293-4305, May 2018.
- [11] M. Martins, M. S. Perdigão, A. M. S. Mendes, R. A. Pinto, and J. M. Alonso, "Analysis, design, and experimentation of a dimmable resonant switched-capacitor LED driver with variable inductor control," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 3051-3062, Apr. 2016.
- [12] B. Wu, L. Yang, X. Zhang, K. M. Smedley, and G.-P. Li, "Modeling and analysis of variable frequency one-cycle control on high-power switched-capacitor converters," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5465-5475, Jun. 2018.
- [13] R. Madeira, N. Correia, J.P. Oliveira, N. Paulino, "Experimental Set-up for an IoT Power Supply with an 130 nm SC DC-DC Converter", *Technological Innovation for Resilient Systems - 9th IFIP WG 5.5/SOCOLNET Advanced Doctoral Conference on Computing, Electrical and Industrial Systems*, DoCEIS 2018, Proceedings, Springer New York LLC, Pages 205-213, ISBN (Print) 9783319785738, 2018.
- [14] T. Santa, M. Auer, C. Sandner, C. Lindholm, "Switched Capacitor DC-DC Converter in 65nm CMOS Technology with a Peak Efficiency of 97%", *Proceedings of the IEEE International Symposium of Circuits and Systems (ISCAS)*, Rio de Janeiro, Brazil, 15-18 May 2011, DOI: 10.1109/ISCAS.2011.5937822
- [15] J. Semião, R. Cabral, M. Santos, I. Teixeira, P. Teixeira, "Performance Sensor for Reliable Operation", *Proceedings of UAHCI: 12th International Conference on Universal Access in Human-Computer Interaction*, integrated in the 20th HCII, Las Vegas, USA, July, 2018, DOI: [https://doi.org/10.1007/978-3-319-92052-8\\_28](https://doi.org/10.1007/978-3-319-92052-8_28).
- [16] J. Semião, R. Cabral, H. Cavalaria, M. Santos, I.C. Teixeira, J. P. Teixeira, "Ultra-Low-Power Strategy for Reliable IoE Nanoscale Integrated Circuits", book chapter in "Harnessing the Internet of Everything (IoE) for Accelerated Innovation Opportunities", IGI Global, February, 2019, DOI: 10.4018/978-1-5225-7332-6.ch011.
- [17] M.B. Ferrera, S.P. Litrán, E. Durán, J.M. Enrique, "New Single-Input, Multiple-Output Converter Topologies: Combining Single-Switch Nonisolated dc-dc Converters for Single-Input, Multiple-Output Applications", *IEEE Industrial Electronics Magazine*, vol. 10, issue 2, pp. 6-20, 2016.
- [18] M.B. Ferrera, S.P. Litrán, E. Durán, J.M. Andújar, "A Converter for Bipolar DC Link Based on SEPIC-Cuk Combination", *IEEE Trans. Power Electronics*, vol. 30, no. 12, pp. 6483 - 6487, Apr. 2015.
- [19] Predictive Technology Model web page, from Arizona State University, last updated on 2011/06/01: <http://ptm.asu.edu/>.